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Abstract - With the increased usage of micro-
electromechanical devices (MEMs) today, the use and
design of systems to control and monitor such devices
has become increasingly important. In interests of
simplifying packaging and increasing yield, the
possibility of putting such control and monitoring
systems on chip with the micro-electromechanical
machines is suggested as an elegant solution.
Simplified scaling of the micro-electromechanical
machine/circuit system as one can also be a benefit of
this integrated process.
This project integrates a basic n+ poly gate
PMOS process with the additional steps necessary to
create simple suspended polysilicon beam micro-
machines. These beams can be used as
accelerometers. The circuitry integrated into the
design is used to measure capacitance in the Femto
farad range, and can be applicable to nearly any
micro-machine that utilizes changes in capacitance for
operation. While off-chip electronics are still
necessary for this design to function completely, the
completed process demonstrates the feasibility of a
more complex version of the system for future
fabrication.
A layout was designed and a specialized
photomask was made to test the circuitry. This layout
contains a multipurpose micro-electromechanical
structure, as well as a structure specifically designed
as an accelerometer. Implementation of the
fabrication process occurred in the clean room at
Rochester Institute of Technology.
The multipurpose structure utilized in the
design can be used to test various basic properties of
the polysilicon beams, including beam resonance
frequency and changes in beam resistance and
capacitance as a result of applied mechanical and
electrostatic stresses to the beam.
I. iNTRODUCTION
A MEM is a device that is built using processing
techniques used in the microelectronics industry. They
are usually divided into two types. Bulk MEMs
machines are built with processes that utilize the
substrate to form some part of the device, and thin film
types, with devices built on top of the substrate. Both
types of niicromachines are rather large when compared
to current microprocessor dimensions.
Micromachines can perform many functions.
either acting alone or as part of a system. A few specific
examples are sensors, such as accelerometers for airbags,
pressure sensors for vacuum systems, or actual moving
machines, such as springs, actuators for tiny valves, or
tiny electric motors.
The one thing common to all MEMs is that the3
all need supporting circuitry to control them, or in the
case of sensors, utilize their output. When designing and
fabricating these devices, a choice has to be made
whether to put the supporting circuitry on chip with the
MEM device, or off chip. Integration of the electronics
with the MEM device is an elegant solution that
simplifies packaging and can make scaling the devices to
move on to the next generation easier.
There are tradeoffs, however. The processing of
such a design is more complex than either a standard
MEM process or MOS process. It can also be tougher to
upgrade the electronics or the MEM separately, as they
were designed as a system and completely new products
would have to be fabricated.
The goal of this project is to integrate a PMOS
transistor fabrication process with a MEM fabrication
process. This involved the design of a photomask,
planning and implementation of the process, fabrication
of the device and testing of the circuitry
electromechanical device with supporting on-chip
electronics. The MEM device chosen for fabrication was
a polysilicon beam. This beam can act as both a
electrostatic actuator and accelerometer. The PMOS
integrated circuit layout was intended to detect small
changes in capacitance that would occur when the beam
moves.
II. THEORY
A suspended beam type MEM was chosen as the
basis of the MEM structure. This was done for its
relative simplicity. A PMOS transistor based integrated
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circuit would be incorporated into the MEM fabrication
process to complete the test structure.
The MEMs structure, a simple suspended
polysilicon beam, is shown in Figure 1. This figure also
shows one of the PMOS transistors, as well as an
electrostatic pad. The beam can be manipulated either by
mechanical means, such as pushing on it with a probe, or







Figure 1: Example Cross Section of Test Structure
The beam can also be manipulated by
electrostatic force, by charging and discharging the beam
and its surroundings, such that it either is repelled or
attracted from or two those surroundings, respectively.
Often, as shown in Figure 1, the beam is used as
the top plate of a capacitor. Therefore, when it moves,
the capacitance of the system will change proportionally
to the displacement of the beam.
The relationship between the force to move the






F = Force applied to beam (newtons)
E = Young’s Modulus (1 .9e1 1 newtons/meters2 for Si)
b = Width of beam (meters)
h = Height of beam (meters)
L = Length of beam (meters)
This displacement causes a change in
capacitance of the system. The change in that
capacitance caused by the change in displacement is
shown in Equation 2. As seen from the relationship, the
capacitance of the system can either increase or decrease





)C = Change in capacitance (coulombs)
)d = Displacement of beam
A = Area of beam that overhangs implanted capacitor
region
= Pennitivitty of free space
= 1 (relative permitivitty of air)
When force is applied to the beam, more occurs
than simple displacement. The amount of stress in the
beam, measured in dynes, also changes. This stress can
be quantified by measuring the amount that the resistance
of the beam changes. This is referred to as piezo
resistance. The amount this resistance changes is defined
by a piezo resistivity coefficient, A, which is typicall3 10
‘° cm/dyne. The fractional change in resistance is




= Change in resistance (ohms)
R = Initial resistance (ohms)
A = Piezo resistivity coefficient (10.10 cm/dyne)
F = Stress (dynes)
In the interest of maximizing the chances for
success, the integrated electronic contained within the
test structure were kept simple. As a result of this. some
off-chip supporting electronics were required for
operation of the test structure. The testing scheme that
would detect the minute changes in capacitance that
moving the beam requires a two phase non-overlapping
clock. An example of the output of a circuit that
produces the two phase non-overlapping clock with a
given clocked input, is shown in Figure 2.
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Figure 2: Two phase non-overlapping clock
The layout of the off-chip circuit is shown in
Figure 3. This design is called a cross coupled latch.
The circuit was built from ‘TTL logic and tested
separately.
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Figure 3: Layout of two phase non-overlapping clock
The final layout of the test structure has 12
input/output pads and four transistors. The pads are
defined in Table 1. The beam is separated from the
support circuitry such that it can be independently biased
for electrostatic movement or piezo-resistance tests. Mi
and M2 are required to bias the beam as an electrostatic
device, which can require high voltages, while keeping
the other electronics intact. A complete schematic is







Ml, M2 Actuator Contacts
GND Ground pads
Figure 4: Schematic of Test Structure
Operation of the test structure is as follows for
testing as a capacitive device. The Ni and N2 pads, as
well as the both ammeter pads are used. The beam to be
tested is grounded.
As the two non-overlapping clocks are applied
to Ni and N2, the difference current in both ammeters is
noted. This difference is then used to calculate the
capacitance that is measured. This relationship is shown
in Equation 3.
Equation 3: Current and Capacitance relationship
‘net C * Vda *f
Where:
I~= Ii -121
f= Frequency of clock source
C Capacitance of interest
L~.-~.-—— Process








9 Wet etch PADOX
10 9?c~c~~~Mh
1 •PM ad.iu I lanket
12 Etch KOOl
13 RCA Clean
14 Grow Gate Oxide
~5 !~4~o ‘~!‘~‘..‘
~p~ope (SOG app~i cation and anneal)
* 17 Pattern Polysilicon 1
9 ~oresist
20 P+ D/S implant




*25 Poly 2 Photo
26 Poly 2 etch
27~
*28 Contact Cut Photo
29 Contact Cut etch (oxide)
~ ~t5t~jp
31 RCA Clean




36 Release etch in BOE
37 Strip Photoresist




Table 1: Contact Pad Definitions
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The fabrication process was designed such that
the PMOS transistors would be completed first. After
completion, they would then be passivated with 2 micron
of oxide, then a 2 micron thick polysilicon beam would
be fabricated and incorporated into the circuit.
The complete 37 step process is shown in Table
2. Since the beams are deposited directly on top of the
oxide, this oxide layer would also act as a sacrificial layer
for the release of the beams.
The Release step, #36, is done in fresh buffered
oxide etch, because it has been shown to have a higher
selectivity to polysilicon than older, used etchant.2 This
is important, as the release step can last several hours
until the oxide underneath the beams is etched away
laterally, leaving a polysilicon beam suspended in air.
The photomask for this step was designed such that
windows that expose only the beams are opened. This
eliminates the need for a step that would anchor the
beams to the substrate, which would introduce more
topology. The MEM fabrication process, with its
relatively thick layers, as opposed to the nonnally thinner
layers in device fabrication, can introduce problems with
severe topology.
Another concern was the alignment marks from
layer to layer being blurred away. The layout was
designed with several to cope with this possibility. This
introduced problems in programming the photo-stepper.
With all six levels patterned on one mask plate
to simplify the mask’s production, as well as the shifts in
alignment marks, made this part of the process very
difficult.
IV. Conclusion
As designed, the PMOSIMEM process is a
straightforward method for the fabrication of the
integrated electronics test structure. Due to delays in
fabrication of the mask, the PMOSIMEM fabrication
process for the test structures was not completed. Once
completed, demonstrating that the process will work.
more complex circuits can be designed for more capable
test structures. The two non- overlapping phase clock
generator, however, was completed and functioned as
expected.
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